Clamp elements, memories, and apparatuses for memories and methods for forming the same

ABSTRACT

Clamp elements, memories, apparatuses, and methods for forming the same are disclosed herein. An example memory may include an array of memory cells and a plurality of clamp elements. A clamp element of the plurality of clamp elements may include a cell structure formed non-orthogonally relative to at least one of a bit line or a word line of the array of memory cells and may be configured to control a voltage of a respective bit line.

TECHNICAL FIELD

Embodiments of the present invention relate generally to semiconductor memory, and more specifically, in one or more described embodiments, to clamp elements for an array of phase change memory.

BACKGROUND

Ongoing development of electronic devices, such as mobile communication devices, media players, and computers, have led to an increasing demand for semiconductor memory having high operating frequencies, storage capabilities, and power efficiency.

One approach that has been adopted to achieve these improvements in a memory is to increase memory density; that is, to increase the number of memory cells in a given amount of physical space. In some memories, however, increased density can lead to generation of high coupling capacitances between bit lines during programming operations. More precisely, programming a cell on a bit line may generate spurious currents on neighboring unaddressed bit lines, which may result in data corruption in cells coupled to the unaddressed bit lines.

While some memories include clamp elements to account for the coupling capacitance, often times the structure and/or feature sizes of memories having relatively high memory densities may be such that fabricating such clamp elements may not be possible, or may present significant challenges in forming the clamp elements in a desired manner.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic diagram of a portion of a memory according to an embodiment of the invention.

FIG. 2 a is a cross-section diagram of a cell structure according to an embodiment of the invention. FIG. 2 b is a cross-section diagram of a cell structure according to an embodiment of the invention. FIG. 2 c is a cross-section diagram of a cell structure according to an embodiment of the invention.

FIG. 3 a is a plan-view diagram of a structure according to an embodiment of the invention. FIGS. 3 b and 3 c are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIGS. 4 a and 4 b are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIGS. 5 a and 5 b are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIG. 6 a is a plan-view diagram of a structure according to an embodiment of the invention. FIGS. 6 b and 6 c are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIG. 7 a is a plan-view diagram of a structure according to an embodiment of the invention. FIGS. 7 b and 7 c are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIG. 8 is a side-view diagram of a structure according to an embodiment of the invention.

FIG. 9 a is a plan-view diagram of a structure according to an embodiment of the invention. FIGS. 9 b and 9 c are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIG. 10 a is a plan-view diagram of a structure according to an embodiment of the invention. FIGS. 10 b and 10 c are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIGS. 11 a and 11 b are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIG. 12 a is a plan-view diagram of a structure according to an embodiment of the invention. FIGS. 12 b and 12 c are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIG. 13 a is a plan-view diagram of a structure according to an embodiment of the invention. FIGS. 13 b and 13 c are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIG. 14 a is a plan-view diagram of a structure according to an embodiment of the invention. FIGS. 14 b and 14 c are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIG. 15 a is a plan-view diagram of a structure according to an embodiment of the invention. FIGS. 15 b and 15 c are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIGS. 16 a and 16 b are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIGS. 17 a and 17 b are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

FIG. 18 a is a plan-view diagram of a structure according to an embodiment of the invention. FIGS. 18 b and 18 c are side-view diagrams along two orthogonal directions of a structure according to an embodiment of the invention.

DETAILED DESCRIPTION

Clamp elements for memories, for example, phase change memory, and methods for forming the same are disclosed herein. In accordance with one or more described embodiments, cell structures of clamp elements may be formed non-orthogonally (e.g., at a 45-degree angle relative to word lines or bit lines of an array). Certain details are set forth below to provide a sufficient understanding of embodiments of the invention. However, it will be clear to one having skill in the art that embodiments of the invention may be practiced without these particular details. Moreover, the particular embodiments of the present invention described herein are provided by way of example and should not be used to limit the scope of the invention to these particular embodiments. In other instances, well-known circuits, control signals, timing protocols, and software operations have not been shown in detail in order to avoid unnecessarily obscuring the invention. Furthermore, the drawings provided herein may not necessarily be drawn to scale, including the thicknesses of the various materials relative to one another. Also, relative and directional references (e.g., above, below, over, etc.) are given by way of example to aid the reader's understanding of the particular embodiments described herein, and should not be read as requirements or limitations except as specifically set forth in the claims. As described herein, directional references directed to illustrating a directional relationship of two or more components do not exclude the inclusion of additional components adjacent, between, and/or proximate the two or more components unless specifically stated (e.g., directly above).

Examples of the present invention may relate generally to phase change memory cells. Phase change memory cells may include elements of group VI of the periodic table, such as Tellurium (Te) or Selenium (Se), referred to as chalcogenides or chalcogenic material. The phase change material Ge₂Sb₂Te₅ (GST), for example, may be used in phase change memory cells as a result of the distinct electrical characteristics displayed by the material in various physical states. Such states may include an amorphous state and a crystalline state and/or one or more intermediate states between the amorphous and crystalline states. Because chalcogenide materials remain stable after power is removed, phase change memory cells may be used to implement non-volatile memory.

FIG. 1 is a schematic diagram of a portion of a memory 100 according to an embodiment of the invention. The memory 100 may include an array 102 having a plurality of cells 120 (e.g., PCM cells). Each of the cells 120 may include a storage element 122 configured to store one or more bits of data and a switch 124 configured to allow data to be selectively read from or programmed to the storage element 122. Each cell 120 may be coupled to a respective bit line 150 and a respective word line 170, and may be located at the crossing of the respective bit line 150 and word line 170 for the cell 120. Each cell 120 further may be addressable by selection of the associated bit line 150 and word line 170. While each switch 124 is illustrated as a bipolar junction transistor (BJT), it will be appreciated that other switches known in the art, now or in the future, may be used. For example, in other embodiments, one or more switches 124 may comprise a field effect transistor (e.g., n-type or p-type FET) or a diode. As illustrated in FIG. 1, the cells 120 may be grouped in subsets of four cells in the direction of the word lines 170. In other embodiments, other subset sizes may be used, such subsets having 8, 16, or 32 cells.

To program a cell 120, a programming voltage, e.g., a voltage greater than a threshold voltage of a switch 124, is applied to a base of a switch 124 using a word line 170. An inhibition voltage, e.g., a bit line programming voltage, is applied to other unaddressed word lines 170, thereby preventing any state changes in other storage elements 122. In this manner, any number of cells on a respective word line 170 may be simultaneously addressed.

When a cell 120 is programmed, an electrical current flows through the addressed cell 120 thereby heating local chalcogenic material at or above a melting temperature of the material. The chalcogenic material is then allowed to cool in a controller manner such that the desired state of the cell is achieved. More precisely, rapid cooling may place the material in the amorphous state that may, for instance, correspond to a binary “0”. Conversely, slower cooling may place the material in the crystalline state that may, for instance, correspond to a binary 1. Intermediate states may be achieved by cooling the material at rates interpolated between the rates for cooling used for placing the material in the amorphous and crystalline states. In some embodiments, heating the chalcogenic material at a temperature lower than the melting temperature for a particular period of time may place the material in the crystalline state. Thus, in some instances, a cell 120 may be programmed by setting the amplitude and pulse width of the current provided to the cell 120.

The memory 100 may further include a plurality of clamp elements 110 that each may be coupled to a respective bit line 150 and a voltage control word line 160, 162. During programming, clamp elements 110 may be used to prevent undesirable programming of unaddressed cells 120. As illustrated, the clamp elements 110 may be arranged in two subsets, one for odd bit lines (e.g., bit lines 150 a and 150 c) and one for even bit lines (e.g., bit lines 150 b and 150 d). Voltage control word lines 160, 162 may be provided to respective subsets of the clamp elements 110.

As illustrated, both subsets of clamp elements 110 may be located outside the array 102, with the subset for odd bit lines on a side of the array 102 and the subset for even bit lines on an opposing side of the array 102. In another embodiment, both subsets may be located on a same side of the array 102. In yet another embodiment, clamp elements 110 for odd and even bit lines may be located on both sides of the array 102. In yet another embodiment, the array 102 may be physically divided into multiple regions and clamp elements 110 may be interposed between one or more of the regions.

During a programming operation, one or more clamp elements 110 may control the voltage of an unaddressed bit line 150 to help prevent programming of cells 120 on the unaddressed bit line 150 adjacent to an addressed bit line 150. By “clamping” the voltage of the unaddressed bit line 150, the voltage of the bit line 150 may be controlled such that the voltage does not exceed a tolerable value. More precisely, a clamp element 110 may reduce capacitive coupling, for instance, between bit lines, and/or parasitic leakage between switches 124 coupled to a same word line. For example, if bit line 150 c is addressed, clamp elements 110 coupled to bit lines 150 b and 150 d may control the voltage of their respective bit lines 150. In another example, if bit line 150 d is addressed, clamp element 110 coupled to bit line 150 c may control the voltage of the bit line 150 c.

In at least one embodiment, clamp elements 110 may include a storage element, such as a storage element 122 as previously described with respect to a cell 120. The storage element of a clamp element 110 may, for instance, be in a crystalline state. Based, at least in part, on an inhibition voltage, a clamp element 110 may drain current such that a voltage of a bit line 150 does not exceed the threshold voltages of any switch 124 coupled to the bit line 150.

In another embodiment, clamp elements 110 may include a voltage control transistor (not shown). The gate of each voltage transistor may be coupled to a respective voltage control word line and in response to an inhibition voltage, a supply voltage may be coupled to a bit line 150 through the voltage control transistor.

In yet another embodiment, clamp elements 110 may alternatively or additionally include a voltage control diode (not shown). During ramp down of the programming voltage of a bit line 150, the voltage of adjacent bit lines 150 may also decrease. If this decrease is high enough in magnitude, the voltage drop may cause a switch 124 to be activated and potentially program an unaddressed cell 120. Thus, a voltage control diode may be used to maintain the voltage of the bit line during ramp down of the programming voltage applied to a bit line 150.

Various types of phase change memory cell structures may be used to implement the phase change memory cells 120 and/or the clamp elements 110 described with reference to FIG. 1. In particular, the cell structures may be used to implement the storage elements 122. The type of cell structure implemented may be based, at least in part, on the manner is which the cells 120 and/or clamp elements 110 are formed. FIGS. 2 a-2 c describe example cell structures.

FIG. 2 a is a cross-section diagram of a cell structure 200 according to an embodiment of the invention. The cell structure 200 may be a “wall” type cell structure and may be used to implement, at least in part, a cell 120 of FIG. 1 and/or a clamp element 110 of FIG. 1. The cell structure may include a metal bit line 202 and a bit line cap 204 that may comprise a bit line, such as a bit line 150 of FIG. 1. The metal bit line 202 may be any bit line known in the art, now or in the future, and will not be further discussed in the interest of brevity. The bit line cap 204 may be a conductive material, such as titanium nitride (TiN), and may be configured to operate as a conductive barrier between the bit line 202 and other components of the cell structure 200.

The cell structure 200 may further include a chalcogenic material 210 (e.g., GST) that may be formed between the bit line cap 204 and a conductive element 208 configured to change the state of at least a portion of the chalcogenic material element 210 during programming of the cell structure 200. The conductive element 208 may be coupled to a switch 206 that, as described, may comprise a bipolar junction transistor. In one embodiment, the conductive element 208 may be coupled directly to the emitter of the switch 206 or may be coupled to the emitter of the switch 206 through a contact (not shown).

In a programming operation of the cell structure 200, a word line (not shown) may be selectively addressed and enable the switch 206. A programming voltage may be applied to the metal bit line 202 and current may flow through the cell structure 200. More precisely, current may flow through the chalcogenic material element 210 and the conductive element 208. While current is provided through the conductive element 208, the conductive element 208 may increase in temperature, and as a result, a region of the chalcogenic material element 210 near the conductive element 208 may also increase in temperature, for instance, above the melting temperature of the chalcogenic material element 210. As described, based, at least in part, on the manner in which the chalcogenic material element 210 is thereafter allowed to cool, the chalcogenic material element 210 near the conductive element 208 may be in an amorphous state, a crystalline state, or an intermediate state. In this manner, the cell may be programmed with a binary value corresponding to the resulting state of the chalcogenic material element 210.

FIG. 2 b is a cross-section diagram of a cell structure 225 according to an embodiment of the invention. The cell structure 225 may be a “wall self-heating” type cell structure and may be used to implement, at least in part, a cell 120 of FIG. 1 and/or a clamp element 110 of FIG. 1. The cell structure 225 includes elements that have been previously described with respect to the cell structure 200 of FIG. 2 a. Those elements have been shown in FIG. 2 b using the same reference numbers used in FIG. 2 a and operation of the common elements is as previously described. Consequently, a detailed description of the operation of these elements will not be repeated in the interest of brevity.

As will be explained in more detail below, in contrast to the cell structure 200 of FIG. 2 a, the cell structure 225 may include a chalcogenic material element 230 in lieu of the conductive element 208 and the chalcogenic material element 210 of the cell structure 200. The chalcogenic material element 230 (e.g., GST) may be formed between the switch 206 and the bit line cap 204 as shown.

The “wall” and “wall self-heating” structures described herein include a conductive element 208 and chalcogenic material element 230, respectively. The “wall” term, in at least one embodiment, may refer to the relatively narrow and/or vertical nature of these respective elements of the structures.

FIG. 2 c is a cross-section diagram of a cell structure 250 according to an embodiment of the invention. The cell structure 250 may be a “subtractive self-heating” type cell structure and may be used to implement, at least in part, a cell 120 of FIG. 1 and/or a clamp element 110 of FIG. 1. The cell structure 250 includes elements that have been previously described with respect to the cell structure 200 of FIG. 2 a. Those elements have been shown in FIG. 2 c using the same reference numbers used in FIG. 2 a and operation of the common elements is as previously described. Consequently, a detailed description of the operation of these elements will not be repeated in the interest of brevity.

As will be explained in more detail below, the cell structure 250 may include a chalcogenic material element 260 in lieu of the conductive element 208 and the chalcogenic material element 210 of the cell structure 200. In contrast to the cell structure 225, the chalcogenic material element 260 may have a different physical shape than the chalcogenic material element 230 of the cell structure 225 of FIG. 2 b. That is, the chalcogenic material element 260 may have a substantially pillar shape.

In a programming operation of a cell structure 225 or a cell structure 250, a word line (not shown) may be selectively addressed and enable the switch 206. A programming voltage may be applied to the metal bit line 202 and current may flow through the cell structure, including the chalcogenic material element (e.g., chalcogenic material element 230 or chalcogenic material element 260). The chalcogenic material element may increase in temperature, for instance, above the melting temperature of the chalcogenic material. Based, at least in part, on the manner in which the chalcogenic material element is thereafter allowed to cool, the chalcogenic material element may be in an amorphous state, a crystalline state, or an intermediate state. Accordingly, the cell may be programmed with a binary value corresponding to the resulting state of the chalcogenic material element.

While cell structures 200, 225, and 250 are illustrated as including the aforementioned components, it will be appreciated that other components may be included in the cell structures as well, such as masks (e.g., photomasks), other caps and/or various dielectrics that may be configured to electrically isolate various components of a respective cell structure.

As previously discussed, clamp elements, such as the clamp elements 110, may include cell structures such as those described herein. In at least one embodiment, cell structures of clamp elements may be formed non-orthogonally, such as at a 45-degree or 60-degree angle, relative to word lines or bit lines of an array. By way of example, mask and/or mask holes used in formation of the cell structures may be formed at non-orthogonal angles. Additionally, or alternatively, other elements of a cell structure, such as a heating element, may be formed at a non-orthogonal angle. In one embodiment, for instance, the angle by which a heating element is formed may be based, at least in part, on the angle at which a mask or mask hole is formed.

Forming cell structures in this manner may, for instance, eliminate or mitigate a need for mask chopping used to form clamp elements on respective bit lines. Additionally, this approach may allow for the formation of additional cell structure based, at least in part, on the length of the non-orthogonal pattern and/or may further allow for formation of clamp elements in memories having a variety of densities, e.g., by adjusting the angle by which the clamp elements are formed. Thus, in accordance with one or more embodiments of the invention, FIGS. 3 a-7 c are directed to a process by which cell structures of clamp elements may be formed non-orthogonally. The process may be used, for instance, to form wall cell structures.

FIG. 3 a is a plan-view diagram of a structure 300 according to an embodiment of the invention and FIGS. 3 b and 3 c are side-view diagrams along two orthogonal directions of the structure 300. FIG. 3 b may be along a word line direction and FIG. 3 c may be along a bit line direction. The structure 300 may include a mask material 302, mask holes 304, mask holes 305, and contacts 310. The mask material 302 may comprise a nitride material and mask holes 304, 305 may be formed in the mask material 302. With reference to FIGS. 3 b and 3 c, the mask material 302 and the mask holes 304, 305 may be formed over the contacts 310, each of which may be in turn formed over a respective switch 306. Each switch 306 may share a substrate that in one embodiment may be configured to operate as a collector. The mask holes 304 may be formed over rows associated with cells and holes 305 may be formed over rows associated with clamp elements.

As illustrated in FIG. 3 a, in at least one embodiment, mask holes 304 may be substantially parallel to rows of contacts 310 and mask holes 305 may be formed at a non-orthogonal angle (e.g., a 45-degree angle) relative to a row of contacts 310 (e.g., contacts aligned in a bit line direction or a word line direction). Moreover, mask holes 304 and mask holes 305 may be formed with different pitches. The pitch may comprise, for instance, the width of a mask hole in a word line direction and the distance between the mask hole and an adjacent mask hole in a word line direction, or the pitch may comprise the width of a mask hole in a bit line direction and the distance between the mask hole and an adjacent mask hole in the bit line direction. In at least one embodiment, pitches for mask holes 305 may be determined in the word line direction and pitches for mask holes 304 may be determined in the bit line direction. By way of example, in at least one embodiment, mask holes 305 may have 1.5× or 2× the pitch of mask holes 304. It will be appreciated by those having ordinary skill in the art, however, that each mask hole 304, 305 may each have any desired pitch.

In some instances, the angle at which mask holes 305 are formed may vary. For example, the angle of the mask holes 305 (or mask in a clear field mask process) may be determined based on the size and separation of the contacts 310 in one or more of the word line and bit line directions. In at least one embodiment, the mask holes 305 may be formed such that the sidewall of the mask hole is substantially aligned with the center of one or more contacts 310. Thus, the angle of a mask hole 305 may be based, at least in part, on the distance between centers of adjacent contacts 310 in a bit line direction and/or the distance between the center of adjacent contacts 310 in a word line direction. More precisely, the angle may be based, at least in part, on the ratio of the two distances. In at least one embodiment, the angle may be equal to the arc tangent of the value equal to the distance between centers of adjacent contacts 310 in a bit line direction divided by the distance between the center of adjacent contacts in a word line direction. In some embodiments, the distance between centers of adjacent contacts 310 in a word line direction may differ (e.g., larger or smaller) from the distance between the center of adjacent contacts 310 in a bit line direction. In some embodiments, the distance between centers of adjacent contacts 310 for rows associated with cells may differ from the distance between centers of adjacent contacts 310 for rows associated with clamp elements. In this manner, distances may differ in a word line direction and/or in a bit line direction.

FIGS. 4 a and 4 b are side-view diagrams along two orthogonal directions of a structure 400 according to an embodiment of the invention. The structure 400 may include the structure 300 as well as a conductive material 330 and a spacer material 332. The conductive material 330 may be may be any conductive material, such as titanium silicide nitride (TiSiN), or chalcogenic material, such as GST, and may be formed over the mask material 302 and in the mask holes 304, 305. Forming the conductive material 330 and the spacer material 332 in the mask holes may include forming the conductive material 330 and the spacer material 332 over portions of the contacts 310 exposed in the mask holes 304, 305. The structure 400 may further include a spacer material 332 that may be formed over the conductive material 330, for instance, using any dielectric and/or nonconductive material (e.g., nitride) known in the art, now or in the future.

FIGS. 5 a and 5 b are side-view diagrams along two orthogonal directions of a structure 500 according to an embodiment of the invention. The structure 500 may include at least a portion of the structure 400. As illustrated, relative to the structure 400, portions of the conductive material 330 and the spacer material 332 may be removed such that the horizontal portions of the conductive material 330 and the spacer material 332 are substantially removed to leave portions of the conductive material 330 and the spacer material 332 in the mask holes 304, 305. Portions of the conductive material 330 and portions of the spacer material 332 may be removed by any approach known in the art, now or in the future, including etching. By removing the portion of the conductive material 330 and the spacer material 332 in this manner, a plurality of conductive elements 334 and spacer elements 336 may be formed over the contacts 310 within the mask holes 304, 305. The conductive elements 334 may, for instance, correspond to the conductive elements 208 of FIG. 2 a and/or the chalcogenic material 230 of FIG. 2 b.

FIG. 6 a is a plan-view diagram of a structure 600 according to an embodiment of the invention. FIGS. 6 b and 6 c are side-view diagrams along two orthogonal directions of the structure 600. The structure 600 may include the structure 500 and further may include a bit line material 340 and bit line mask 348. With reference to FIGS. 6 b and 6 c, the bit line material 340 may include a metal bit line material 342, a bit line cap material 344, and a chalcogenic material 346. The bit line mask 348 may be formed over the bit line material 340 and configured to form a bit line pattern over the bit line material 340. The pattern of the bit line mask 348 may be formed using semiconductor manufacturing methods, known now or in the future, and the bit line mask 348 may comprise any known mask material, such as a nitride (e.g., silicon nitride).

FIG. 7 a is a plan-view diagram of a structure 700 according to an embodiment of the invention. FIGS. 7 b and 7 c are side-view diagrams along two orthogonal directions of the structure 700. The structure 700 may include at least a portion of the structure 600. As illustrated, with reference to FIG. 7 b, portions of the bit line material 340 may be removed to form a plurality of bit lines 350. In at least one embodiment, the portions removed may be the exposed portions of the bit line material 340 between portions of the bit line mask 348 (FIGS. 6 a, 6 b, and 6 c). The bit line mask 348 may also be removed. Removing portions of the bit line material 340 and the bit line mask 348 in this manner may, for instance, create bit lines 350 in the pattern formed using the bit line mask 348. Because each of the bit lines 350 may be formed from one or more portions of the bit line material 340, each of the bit lines 350 may include a metal bit line 352, a bit line cap 354, and a chalcogenic material 356.

As illustrated in FIG. 7 a, conductive elements 334 formed in the mask holes 305 may be formed non-orthogonally relative to a row of contacts 310. Conversely, conductive elements 334 formed in mask holes 304 may be positioned orthogonally to the bit lines 350. The conductive elements 334 formed in the mask holes 305 may be included in cell structures used to implement clamp elements as described herein. While the conductive elements 334 are shown in FIG. 7 a, it will be appreciated that the conductive elements 334 are not exposed, but rather are shown only in the interest of clarity.

Accordingly, a bit line 350, conductive element 334, contact 310 and switch 306 may form a cell structure, such as the cell structure 200 of FIG. 2 a, which may be used as a clamp element 120 or a cell 110 of FIG. 1. With reference to FIG. 7 a, in at least one embodiment, those cell structures formed non-orthogonally relative to one or more bit lines and/or one or more word lines may comprise clamp elements and those formed orthogonally may comprise cells.

While the aforementioned process may be used to form wall type cell structures, in other embodiments, the process, or variations thereof, may be used to form other cell structures, such as wall self-heating cell structures. For example, as described, the conductive material 330 of FIG. 4 may comprise a chalcogenic material. In such instances, the chalcogenic material 346 of the bit line material 340 as described with respect to FIG. 6 a need not be formed, resulting in the bit line cap 354 being formed directly over the conductive elements 334. Accordingly, using the described modified process, a wall self-heating cell structure may be formed.

Additionally, while the aforementioned process has been described with respect to a dark field mask polarity, a clear field mask polarity may be used as well. That is, the respective locations of mask 302 and mask holes 304, 305 of FIG. 3 a may be inversed. By way of example, FIG. 8 is a side-view diagram of a structure 800 according to an embodiment of the invention after formation of bit lines using a clear field process.

Other approaches may be used to form cell structures of clamp elements non-orthogonally as well. Thus, in accordance with one or more embodiments of the invention, FIGS. 9 a-18 c illustrate a process by which cell structures of clamp elements may be formed non-orthogonally. The process may, for instance, be used to form subtractive self-heating cell structures.

FIG. 9 a is a plan-view diagram of a structure 900 according to an embodiment of the invention. FIGS. 9 b and 9 c are side-view diagrams along two orthogonal directions of the structure 900. The structure 900 may include a mask material 902 and mask holes 904, 905, and further may include chalcogenic material 930, bit line cap material 931, mask materials 960, 961, and contacts 910. Each of the mask materials 902, 960, 961 may comprise a nitride material and the mask holes 904, 905 may be formed in mask material 902. The chalcogenic material 930 may comprise any chalcogenic material, such as GST, and the bit line cap material 931 may comprise any conductive material, such as titanium nitride (TiN). With reference to FIGS. 9 b and 9 c, the mask holes 904, 905 may be formed in the mask material 902 over the mask material 961. The mask holes 904 may be formed over rows associated with cells and mask holes 905 may be formed over rows associated with clamp elements.

As illustrated in FIG. 9 a, in at least one embodiment, the mask holes 904 may be substantially parallel to a row of contacts 910 and the mask holes 905 may be formed at a non-orthogonal angle (e.g., a 45-degree angle) relative to a row of contacts 910. Moreover, the mask holes 904 and the mask holes 905 may be formed with different pitches. The pitch may comprise, for instance, the width of a mask hole in a word line direction and the distance between the mask hole and an adjacent mask hole in a word line direction, or the pitch may comprise the width of a mask hole in a bit line direction and the distance between the mask hole and an adjacent mask hole in the bit line direction. In at least one embodiment, pitches for mask holes 305 may be determined in the word line direction and pitches for mask holes 304 may be determined in the bit line direction. By way of example, in at least one embodiment, the mask holes 905 may have 1.5× or 2× the pitch of the mask holes 904. It will be appreciated by those having ordinary skill in the art, however, that the mask holes 904 and/or the mask holes 905 may each have any desired pitch.

In some instances, the angle at which mask holes 905 are formed may vary. For example, the angle of the mask 905 may be determined based on the size and separation of the contacts 910 in one or more of the word line and bit line directions. In at least one embodiment, the mask holes 905 may be formed such that the sidewall of the mask hole is substantially aligned with the center of one or more contacts 910. Thus, the angle of a mask hole 905 may be based, at least in part, on the distance between centers of adjacent contacts 910 in a bit line direction and the distance between the center of adjacent contacts in a word line direction. More precisely, the angle may be based, at least in part, on the ratio of the two distances. In at least one embodiment, the angle may be equal to the arc tangent of the value equal to the distance between centers of adjacent contacts 910 in a bit line direction divided by the distance between the center of adjacent contacts in a word line direction. In some embodiments, the distance between centers of adjacent contacts 910 in a word line direction may differ (e.g., larger or smaller) from the distance between the center of adjacent contacts 910 in a bit line direction. In some embodiments, the distance between centers of adjacent contacts 910 for rows associated with cells may differ from the distance between centers of adjacent contacts 910 for rows associated with clamp elements. In this manner, distances may differ in a word line direction and/or in a bit line direction.

FIG. 10 a is a plan-view diagram of a structure 1000 according to an embodiment of the invention. FIGS. 10 b and 10 c are side-view diagrams along two orthogonal directions of the structure 1000. The structure 1000 may include at least a portion of the structure 900. As illustrated and with reference to FIGS. 10 b and 10 c, relative to the structure 900, portions of the mask material 902 may be removed such that the respective pitches of the mask holes 904, 905 are increased. Pitches of the mask holes 904, 905 may be increased by the same amount, or may be removed by varying amounts. In one embodiment, for example, the pitches of the mask holes 904, 905 may be increased such that the pitch of a mask hole 904 is increased by 50% and the pitch of a mask hole 905 is increased by 25%. Portions of the mask material 902 may be removed by any approach known in the art, now or in the future, including etching.

FIGS. 11 a and 11 b are side-view diagrams along two orthogonal directions of a structure 1100 according to an embodiment of the invention. The structure 1100 may include the structure 1000 and further may include a spacer material 932. The spacer material 932 may be formed over the mask material 902 and exposed portions of the mask material 961 in the mask holes 904, 905. The spacer material 932 may be formed, for instance, using any dielectric and/or nonconductive material (e.g., nitride) known in the art, now or in the future.

FIG. 12 a is a plan-view diagram of a structure 1200 according to an embodiment of the invention. FIGS. 12 b and 12 c are side-view diagrams along two orthogonal directions of the structure 1200. The structure 1200 may include at least a portion of the structure 1100. With reference to FIGS. 12 b and 12 c, relative to the structure 1100, a portion of the spacer material 932 may be removed such that remaining portions of the spacer material 932 line the sidewalls of the mask holes 904, 905, thereby forming a plurality of spacer elements 936.

FIG. 13 a is a plan-view diagram of a structure 1300 according to an embodiment of the invention. FIGS. 13 b and 13 c are side-view diagrams along two orthogonal directions of the structure 1300. The structure 1300 may include at least a portion of the structure 1200. As illustrated and with reference to FIGS. 13 b and 13 c, relative to the structure 1200, the mask material 902 may be removed, thereby further exposing the mask material 961.

FIG. 14 a is a plan-view diagram of a structure 1400 according to an embodiment of the invention. FIGS. 14 b and 14 c are side-view diagrams along two orthogonal directions of the structure 1400. The structure 1400 may include at least a portion of the structure 1300. With reference to FIGS. 14 b and 14 c, relative to the structure 1300, the spacer elements 936 may be removed, as well as respective portions of the mask materials 960 and 961 exposed between the spacer elements 936. Removal of the spacer elements 936 and respective portions of the mask materials 960, 961 may be performed in any manner and may form a plurality of mask elements 964, 966 as shown.

FIG. 15 a is a plan-view diagram of a structure 1500 according to an embodiment of the invention. FIGS. 15 b and 15 c are side-view diagrams along two orthogonal directions of the structure 1500. The structure 1500 may include at least a portion of the structure 1400. With reference to FIGS. 15 b and 15 c, relative to the structure 1400, the plurality of mask elements 964, 966 may be removed, as well as respective portions of the chalcogenic material 930 and bit line cap material 931. Removal of a portion of the of the chalcogenic material 930 and bit line cap material 931 in this manner may form a plurality of chalcogenic material elements 934 and bit line caps 935, respectively. The chalcogenic material elements 934 may, for instance, correspond to the chalcogenic material elements 260 of FIG. 2 c.

FIGS. 16 a and 16 b are side-view diagrams along two orthogonal directions of a structure 1600 according to an embodiment of the invention. The structure 1600 may include the structure 1500 and further may include a sealant material 970 and a filling material 971. The sealant material 970 may comprise any sealant (e.g., epoxy resin) and may be formed over the contacts 910 and the bit line cap 935. The sealant material may be configured to prevent and/or reduce diffusion currents within the structure 1600. The filling material 971 may comprise any dielectric material and may be formed over the sealant material 970. The filling material 971 may be configured to prevent cross-diffusion and/or to form a planar surface, as described with respect to FIGS. 17 a and 17 b.

FIGS. 17 a and 17 b are side-view diagram along two orthogonal directions of a structure 1700 according to an embodiment of the invention. The structure 1700 may include at least a portion of the structure 1600. In at least one embodiment, relative to the structure 1600, portions of the sealant material 970 and filling material 971 may be removed such that bit line cap 935 are exposed and a planar surface is formed over the structure 1700. Forming a planar surface in this manner may, for instance, allow bit lines to be formed over a planar surface.

Subsequently, in at least one embodiment, bit lines 948 may be formed over the filling material 971 and exposed bit line caps 935 in the manner described with respect to FIGS. 6 a and 7 a. In other embodiments, bit lines 948 may be formed in any other manner known in the art.

FIG. 18 a illustrates a structure 1800 according to an embodiment of the invention. FIGS. 18 b and 18 c are side-view diagrams along two orthogonal directions of the structure 1800. With reference to FIGS. 18 b and 18 c, the bit line caps 935 and chalcogenic material elements 934 may be formed between respective contacts 910 and bit lines 948. In this manner, clamp elements including subtractive self-heating type cell structures may be formed non-orthogonally, for instance, relative to the word line direction and/or bit line direction.

Accordingly, a bit line 948, a bit line cap 935, a chalcogenic material element 934, a contact 910, and a switch 906 may for a cell structure, such as a cell structure 250 of FIG. 2 c, be used as a clamp element 120 or a cell 110 of FIG. 1. With reference to FIG. 18 a, in at least one embodiment, those cell structures formed non-orthogonally relative to one or more bit lines and/or one or more word lines may comprise clamp elements and those formed orthogonally may comprise cells.

From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims. 

1. A memory comprising: an array of memory cells; and a plurality of clamp elements, a clamp element of the plurality of clamp elements including a cell structure formed non-orthogonally relative to at least one of a bit line or a word line of the array of memory cells and configured to control a voltage of a respective bit line.
 2. The memory of claim 1, wherein the cell structure is at least one of a wall type cell structure, a wall self heating type cell structure, a subtractive self heating cell structure, or a combination thereof.
 3. The memory of claim 1, wherein the clamp element of the plurality of clamp elements includes a voltage control diode configured to control the voltage of the respective bit line.
 4. The memory of claim 1, wherein the plurality of clamp elements includes a first set of clamp elements for odd bit lines and a second set of clamp elements for even bit lines.
 5. The memory of claim 4, wherein the first set of the plurality of clamp elements is located on a first side of the array and the second set the plurality of clamp elements is located on a second side of the array.
 6. The memory of claim 4, wherein the first set and second sets of clamp elements are located on a same side of the array.
 7. The memory of claim 4, wherein a clamp element of the first set of the plurality of clamp elements is coupled to a first word line and wherein a clamp element of the second set of the plurality of clamp elements is coupled to a second word line, wherein the first word line is adjacent the second word line.
 8. The memory of claim 1, wherein the cell structure is formed at an angle based, at least in part, on a distance between centers of contacts in a word line direction, centers of contacts in a bit line direction, or a combination thereof.
 9. The memory of claim 8, wherein the distance between centers of contacts in the word line direction is smaller than the distance between centers of contacts in the bit line direction.
 10. A clamp element, comprising: a cell structure formed non-orthogonally relative to a word line and coupled to a bit line.
 11. The clamp element of claim 10, further comprising: a voltage control diode coupled to the word line and the bit line and configured to control a voltage of the bit line during a ramp down or ramp up of a programming voltage.
 12. The clamp element of claim 10, wherein the cell structure comprises at least one of a bipolar transistor, a MOS transistor, or a combination thereof.
 13. The clamp element of claim 10, wherein the cell structure includes a chalcogenic material having a crystalline state.
 14. An apparatus, comprising: a plurality of clamp elements, a clamp element of the plurality of clamp elements having a cell structure formed at a first angle, the first angle non-orthogonal relative to a row of contacts; and a plurality of cells, a cell of the plurality of cells having a cell structure formed at a second angle, the second angle different than the first angle.
 15. The apparatus of claim 14, wherein the clamp element is a first clamp element, wherein the first clamp element is configured to clamp a first bit line and a second clamp element is configured to clamp a second bit line adjacent to the first bit line.
 16. The apparatus of claim 15, wherein the first clamp element is coupled to a first word line and the second clamp element is coupled to a second word line different than the first word line.
 17. The apparatus of claim 14, wherein the cell structure of the clamp element is formed with a first pitch and the cell structure of the cell is formed with a second pitch, the first pitch greater than the second pitch.
 18. The apparatus of claim 14, wherein the cell structure of the clamp element and the cell structure of the cell are at least one of a wall type cell structure, a wall self heating type cell structure, a subtractive self heating cell structure, or a combination thereof.
 19. The apparatus of claim 14, wherein a first set of the plurality of clamp elements are formed on a first side of an array; and a second set of the plurality of clamp elements are formed on a second side of the array, the second side opposite the first side.
 20. The apparatus of claim 14, wherein a first set of the plurality of clamp elements associated with odd bit lines and a second set of the plurality of clamp elements associated with even bit lines are formed on a same side of the array.
 21. The apparatus of claim 14, wherein the first angle is based, at least in part, on a distance between centers of contacts in a word line direction, centers of contacts in a bit line direction, or a combination thereof.
 22. The apparatus of claim 21, wherein the distance between centers of contacts in the word line direction is smaller than the distance between centers of contacts in the bit line direction.
 23. A method for forming cell structures, comprising: forming a mask material having a mask hole, the mask hole formed non-orthogonally relative to a row of contacts; forming a conductive material and a spacer material over the mask material and in the mask hole; removing portions of the conductive material and the spacer material to form a plurality of conductive elements and a plurality of spacer elements; and forming a plurality of bit lines over the plurality of conductive elements and spacer elements.
 24. The method of claim 23, further comprising: after removing portions of the conductive material and the spacer material, forming a chalcogenic material over the plurality of conductive elements and the plurality of spacer elements.
 25. The method of claim 23, wherein an angle at which the mask hole is formed is based, at least in part, on a distance between centers of contacts in a word line direction, centers of contacts in a bit line direction, or a combination thereof.
 26. The method of claim 24, wherein said removing portions of the conductive material and the spacer material comprises: removing horizontal portions of the conductive material and the spacer material.
 27. The method of claim 24, wherein the conductive material comprises a chalcogenic material.
 28. A method for forming cell structures, comprising: forming a chalcogenic material over a plurality of contacts; after forming the chalcogenic material, forming a mask material; forming, in a mask material, a mask hole non-orthogonally relative to a row of contacts; removing the mask material; removing a portion of the chalcogenic material to form a plurality of chalcogenic material elements; and forming a plurality of bit lines over the chalcogenic material elements.
 29. The method of claim 28, wherein the chalcogenic material comprises GST.
 30. The method of claim 28, further comprising: forming a bit line cap material over the chalcogenic material.
 31. The method of claim 28, wherein said forming the plurality of bit lines comprises: forming a bit line mask configured to provide a bit line pattern; and removing exposed portions of the chalcogenic material between the bit line mask.
 32. The method of claim 28, further comprising: after forming, in the mask material, forming a spacer material. 